Pro AV Catalog

Home : Test & Measurement Equipment : Quantum Data - 980 48G Protocol Analyzer / Generator Module
 
Request Quote
All Products

980 48G Protocol Analyzer/Generator Module

Model: 980 48G Protocol Analyzer / Generator Module

  • Verify the 16b/18b encoding for Fixed Rate Link (FRL) Packets in both 3 and 4 lane configurations
  • User generator or analyzer in three (3) Lane configuration mode at 3Gbps and 6Gbps data rates and four (4) Lane configurations at 6Gbps, 8Gbps, 10Gbps and 12Gbps (48Gbps aggregate)
  • View captured data elements graphically in Event Plot and in Data Decode Table; use searching and filtering to find data
  • View FRL packet mapping into Character Blocks and Character Block (including FEC characters) mapping into Super Blocks
  • Run FRL source & sink compliance tests
Compare
Project List
Product Info
Tech Specs
Documents
The Teledyne LeCroy quantumdata 980 48G Protocol Analyzer/Generator module for HDMI Testing is equipped with an HDMI Rx port supporting HDMI 2.1 Fixed Rate Link (FRL) and Forward Error Correction (FEC) capture analysis and decode up to 48Gbps (12Gbps/Channel). The HDMI Rx analyzer port provides visibility into the Fixed Rate Link packetization-FRL packets, Character blocks and Super blocks. The module also supports the link training functions of a receiver in the FRL mode in both 3 lane and 4 lane configurations to test a source's FRL link training function.
  • Verify the 16b/18b encoding for Fixed Rate Link (FRL) Packets in both 3 and 4 lane configurations
  • User generator or analyzer in three (3) Lane configuration mode at 3Gbps and 6Gbps data rates and four (4) Lane configurations at 6Gbps, 8Gbps, 10Gbps and 12Gbps (48Gbps aggregate)
  • View captured data elements graphically in Event Plot and in Data Decode Table; use searching and filtering to find data
  • View FRL packet mapping into Character Blocks and Character Block (including FEC characters) mapping into Super Blocks
  • Run FRL source & sink compliance tests
  • View TMDS video and protocol elements, data island blocks, preamble data and sync control elements
  • Monitor of FRL Link Training transactions in the Auxiliary Channel Analyzer (ACA) utility to show SCDC reads and writes over the DDC channel
  • View Lane Error Counts and Reed Solomon Corrections Count in the SCDC CED registers
  • Verify the eARC common mode channel on either an eARC Tx or Rx device
  • Run eARC compliance tests on an eARC Tx or Rx device; all tests supported
 
Request Quote
 
Â